Posted Date : 03rd Jun, 2023
Publishing in UGC-approved journals offers several advantages, includi...
Posted Date : 03rd Jun, 2023
UGC-approved journals refer to the scholarly journals that have been a...
Posted Date : 09th Sep, 2022
The University of Pune is going to update the ugc care listed journals...
Posted Date : 09th Sep, 2022
IJARESM Publication have various tie ups with many Conference/Seminar ...
Posted Date : 07th Mar, 2022
Call For Papers : LokSanwad Foundation Aurangabad, Maharashtra One Day...
Area-Delay Efficient AES Implementation for Internet-of-Things Devices Application
Author Name : Praveen Kumar, Dr. Vikas Gupta
ABSTRACT
The Advanced Encryption Standard, sometimes known as AES, is widely regarded as both an effective and trustworthy algorithm. The Internet of Things, sometimes known as IoT, is an expansion of the traditional internet that aims to link almost everything on earth. The need may be satisfied using MAES, which is a more lightweight variant of AES. Instead of the traditional two-dimensional S-box and the preceding one-dimensional S-box, a new one-dimensional substitution Box (S-box) is being offered. This paper presents area-delay efficient AES implementation for internet-of-things devices application. Xilinx ISE 14.7 is used as simulation software.
Keywords: AES, MAES, IOT, Xilinx-ISE, Area, Delay.